of around 0 V is proposed as a dynamic termination for a high-speed/low-power chip-to-chip interconnection scheme. Both simulation and experimental results for several benchmark circuits show that, compared with open termination, the magnitudes of both overshoot and undershoot for nanosecond-range input pulses are typically less than 15% of supply voltage (V (V (V cc = 3:3 = 3:3 = 3:3 V) with the same order of magnitude in power saving. Last, the NDCT is found to be very immune to electrostatic discharge, guaranteeing more than 3000 V for a human body model. Our results demonstrate the potentiality of NDCT as the high-speed interconnection scheme.
I. INTRODUCTION

I
T IS well known that the data transmission in high-speed operating chips suffers from severe waveform distortion by impedance mismatch because of the transmission-line characteristics of chip-to-chip interconnection line [1] . The higher the speed, the greater the waveform distortion. One solution is to use dc resistance termination as in emitter-coupled logic. However, this leads to the excessive power dissipation especially for high-pin-count, very large-scale-integration circuits (VLSI's). Thus, it is very important to devise a proper high-speed chip-to-chip interconnection scheme with both low distortion and low power dissipation. There are two ways to achieve this: the source match and the load match [1] . Between these two, we agree that the load match is preferable in chipto-chip interconnection, as was pointed out before [2] . In this paper, we propose an NMOS diode clamped termination (NDCT) scheme as the one kind of load match, where the threshold voltage of diode-connected NMOSFET's is around 0 V.
The reduction of reflected signal using junction diode termination was originally proposed in 1976 [3] . But we still have around 0.7 V of reflected noise due to the relatively large diode turn-on voltage. Although this can be reduced further by using a Schottky diode [4] , the noise is still large ( 0.4 V) for a modern low-supply-voltage VLSI system, and, most of all, this is not compatible with CMOS technology. If feasible, diode clamping with zero turn-on voltage and zero turn-on resistance would be an ideal solution for this purpose. In NDCT, diode-connected NMOS with of around 0 V is used to approximate an ideal diode. NDCT is very attractive because it is compatible with current CMOS technology without adding too many process steps. Usually is about 0.7 V. However, it should be noted that lower is supported in some modern multiprocess. If not, V possibly can be obtained by adjusting substrate bias (forward bias in this case). In addition to the reflected noise reduction, it is surprisingly found that the NDCT reduces power dissipation drastically, even compared with the open termination, which was not addressed before [2] - [4] .
The optimization and power dissipation of the NDCT for 1 : 1 interconnection are described in Section II. Experimental results for the NDCT performance are discussed in Section III, followed by conclusions in Section IV.
II. NDCT DYNAMIC TERMINATION SCHEME Fig. 1 shows the circuit schematic for the NDCT scheme, where both clamping diodes are composed of diode-connected and source-to-body-tied NMOSFET's with V. Note here that the NMOS is used for both and Although the use of PMOS for seems to be a natural choice, we have found that the use of NMOS for has better characteristics. This is due to 3 times smaller diode onresistance per unit gate width for NMOS compared with PMOS. Notice, however, that source-to-body connection is necessary to maintain V. Although this connection slightly increases the input capacitance, its effect is quite negligible for the transient response.
To study the effect of the finite of NDCT, we first study the NMOS width dependence of the transient response. Here, the channel length is fixed at 0.35 m. Fig. 2 shows the power dissipation and normalized and plots versus terminator NMOS width Here, is defined as the voltage difference between the nominal logic high signal and the largest reflected one from the driver at the receiving end of the transmission line for a negative driving pulse. Similarly, is defined as that between a nominal logic low signal and GND for the same pulse. As can be seen in of NDCT are strong functions of when is small. However, they are almost constant when m. Fig. 2 shows that the asymptotic values of the and are acceptably small, i.e., both and are less than 10% of supply voltage , which is much smaller than those for open termination. This is because the magnitude of the reflected wave from the terminator decreases as increases. In addition, it should be noted that the optimized NDCT spends about five times smaller power than open termination (OT: zero ). This is a very surprising result, and the physical reason for it will be discussed later. From now, is fixed at 1300 m, which is obtained from the performance and silicon area tradeoff.
To optimize the driver size, the NDCT scheme was simulated at two different input conditions, i.e., a single negative pulse and a positive one. Then the normalized 's, 's, and power-dissipation dependence on the NMOS driver and PMOS driver were evaluated as functions of and From this, we have chosen and as 300 and 700 m, respectively.
As was discussed above, the values of 's and power dissipation in an optimized NDCT shown in Fig. 2 are much smaller than those in OT. This is because the reflection coefficient at the terminator is small enough and the reflected wave at the terminator is absorbed by the diode into the power supply. Now, let us consider them in detail. First, we define the reflection coefficient at terminator as the ratio of reflected voltage wave at terminator to the incident voltage wave from the driver i.e., Note that because the magnitude of in clamped termination varies as the magnitude of varies, it is not constant. This is in contrast with the traditional definition of in linear circuit, which is always constant [1] .
To derive an analytical expression for the power dissipation, we define, in this paper, as the one for the first reflected wave. This is acceptable since most of the performance is determined by the main pulse and the first reflected pulse. Now, let us calculate the power dissipation for the single positive pulse. A schematic diagram that is employed to derive the power dissipation is shown in Fig. 1 assuming an ideal diode termination (IDT) and replacing the driver circuit with voltage source and its output resistance, for the circuit shown in Fig. 1 . The waveforms at key nodes in the circuit schematic of Fig. 1 are shown in Fig. 3(a) . In this paper, we define the power that is dissipated during , which is the inverse of the pulse repetition rate, as the average power dissipation. Since the power dissipates only at as we can show that the power dissipation is expressed as (1) In (1), is the pulse width and is the reflection coefficient at source end. To derive (1), we assume that so that there is no overlap between reflected waves from the different input pulses. Noting that the difference between the clamped voltage wave at the terminator and the incident voltage wave from the driver is reflected back to node we can also derive (2) and (3) Here, is the reflection coefficient due to the of the diode-connected MOSFET and is expressed as Note that if is 0 , is 1, in which case the value of in (3) reduces to in (2), as it should do. Fig. 3(b) shows the calculated power dissipation as a function of for OT, NDCT, and IDT. There are many interesting features. First, the power dissipation for all schemes converges on an identical value as approaches This is because all schemes have the same values of unity reflection coefficient in this limit. Second, as decreases, the power dissipation of OT increases, while those of IDT and NDCT decrease. The increase of the power dissipation of OT at is due to the infinite number of reflections at both the driver and the terminator. The zero power dissipation of IDT at is because the voltage overshoot pulse over at the terminator is absorbed into the battery, which means energy is saved into the battery. The power dissipation of NDCT is slightly larger than that of IDT. This is because the magnitude of in NDCT is slightly larger than that of IDT. Following is a summary.
1) A transmission line terminated by ideal diodes can be switched with zero net power. shown as r and 1; respectively. The effective R s for the driver is 9 in this case. All other conditions are the same as in Fig. 2 .
2) The driver draws charge from the supply voltage and delivers it to the transmission line; then the terminating diodes return it back to the supply. Thus, the net charge drawn is zero. 3) Low-NMOS transistors are an acceptable substitute for ideal diodes, and NDCT spends much less power than OT as decreases in the region of 10 The result of Fig. 3(b) is also confirmed by the circuit simulation. 
III. EXPERIMENTAL RESULTS
To prove experimentally the NDCT performance, we have fabricated benchmark circuits with a 0.35-m design rule. A CMOS triple-well process is adopted to separate the source-tobody tied NMOSFET's. The chip size is 1539 502.5 m Fig. 4 shows the test-chip micrograph. We have also made a microstrip transmission line having a characteristic impedance of 50 and a propagation delay time of 10 ns on a printed circuit board. For the measurement, pulses with a transition time of 1.2 ns and widths of 5 and 100 ns are applied as the input signals.
The measured voltage waveforms at the terminator for NDCT and DT with the digital storage oscilloscope having a bandwidth of 1 GHz are shown in Fig. 5(a) and (b) . The pulse widths of 100 and 5 ns are used for input signals in (a) and (b), respectively, and the applied power-supply voltage is 3.3 V for both cases. Note that the diode-connected NMOS in NDCT Fig. 5(a) and (b) , demonstrating the viability of NDCT for high-speed interconnection. Dynamic power dissipation for both is also measured at V and a pulse repetition rate of 50 MHz. NDCT and DT dissipate power of 3 and 4.1 mW, respectively. Note here that the power dissipation of NDCT is only 25% of that in OT. The measured results for NDCT and DT are compared with calculation in Fig. 3(b) . The measured power dissipation for NDCT agrees well with the calculation and is smaller than that for DT, as it should be.
Supply-voltage dependence for NDCT and DT is also measured at , , and V. Fig. 6 (a) and (b) for NDCT and DT, respectively, shows the measured voltage waveforms at the terminator with ns. The normalized 's for NDCT and DT measurement results shown in (a) and (b) are plotted in Fig. 6(c) . Both (a) and (b) show that NDCT has much cleaner signal integrity than DT, and (c) shows that the normalized of NDCT is constant at 15%, while that of DT increases significantly as decreases. This is because the turn-on voltage of the diode in DT is 0.7 V, regardless of while NDCT has a small turn-on voltage of 0.3 V. In conclusion, NDCT becomes more attractive as scales down. Last, the immunity to electrostatic discharge (ESD) is tested. A human body model (HBM) and machine model (MM) are used, and both positive and negative stress modes for each model are applied [5] . The measured results are summarized in Table I . Even though there is no input protection resistance, the NDCT guarantees more than 3000 V for HBM and 300 V for MM, satisfying respective specifications. Fig. 7 shows the scanning electron microscope (SEM) micrograph for the damaged point at 3000 V by HBM, which shows the open of metal line due to electromigration at a narrow metal line connected to GND. If one increases this metal line width, larger ESD breakdown voltage would be expected. This means that the NDCT is very immune to ESD.
Although NDCT has been shown to be a viable choice as one of the high-speed/low-power interconnection schemes, there are many obstacles to be overcome if one wants to employ V, which is close to IDT. The first one is the dc current from one to another through an NMOS diode when these two are not identical. This is more serious in NDCT than DT due to the much smaller of NDCT. This dictates to us that either one is used for both driven and terminated chips or different 's should be tightly controlled.
The second obstacle is the subthreshold leakage current through the NMOS diode. This becomes much more serious if the process variations of as well as drain induced barrier lowering are considered. Very tight control of uniformity is required for the former, and the latter problem can be relaxed by using a slightly longer channel NMOSFET. It should be noted that a certain amount of subthreshold leakage current can flow even if uniform V is obtained. In spite of these problems, the following judicious powersaving techniques can be adopted. First, it is worth mentioning that during the active state, the power dissipation due to subthreshold leakage current is anyway very negligible compared with that due to the dynamic switching of capacitive load. During standby, it is necessary to worry about leakage current. But it is possible to control by changing the substrate bias such that it is rather large during standby and close to 0 V during the active state. If it is not easy to adopt the above methods, can be increased to a slightly larger value, as we did in this work.
IV. CONCLUSION
An NDCT scheme composed of diode-connected NMOS-FET's with V is proposed to substitute for an ideal diode termination, which can be switched with zero net power. In IDT, the driver draws charge from the supply voltage and delivers it to the transmission line; then the terminating diodes return it back to the supply, spending zero net power. The HSPICE simulated and experimental studies indicate that the NDCT shows very clean signal integrity, regardless of applied supply voltages, much lower power dissipation, and acceptably high ESD immunity, demonstrating the potentiality of NDCT as a high-speed interconnection scheme. All of these findings make the NDCT scheme a viable choice for a high-speed and low-power chip-to-chip interconnection scheme.
